1. "Future device modeling trends”;Root D;Microwave Magazine, IEEE,2012
2. Compact modeling of experimental n- and p-channel FINFETs;Song J;"IEEE Transactions on Electron Devices,2010
3. Y. Cheng, M.-C. Jeng, Z. Liu, et al, "A physical and scalable I-V model in BSIM3v3 for analog- digital circuit simulation", IEEE Trans. Electron Devices, Vol. 44, pp. 277–287, Feb. 1997.
4. Djeffal, F., Dibi, Z., Hafiane, M. L., & Arar, D, “Design and simulation of a nano electronic DG MOSFET current source using artificial neural networks” Materials Science and Engineering: C, 2007.
5. Hayati, M., Seifi, M., & Rezaei, A, “The computational Intelligence in simulation of DG MOSFET: Application to the simulation of the nano scale CMOS circuit”, IEEE International Conference on Semiconductor Electronics, 2008.