1. An FIR‐embedded noise filtering method for ΔΣ fractional‐N PLL clock generators;Yu X.;IEEE JSSC,2009
2. A widebandwidth 2.4 GHz ISM‐band fractional‐N PLL with adaptive phase noise cancellation;Swaminathan A.;IEEE JSSC,2007
3. A semidigital dual delay‐locked loop;Sidiropoulos S.;IEEE JSSC,1997
4. High‐order mismatch‐shaping in multibit DACs;Sun N.;IEEE TCAS–II,2011