1. A delay locked loop with a feedback edge combiner of duty-cycle corrector with a 20%-80% input duty cycle for SDRAMs;J Lim;IEEE Transactions on Circuits and Systems II,2015
2. A fast-locking all-digital deskew buffer with duty-cycle correction;Y Chen;IEEE Transactions on VLSI Systems,2012
3. A 7ps jitter 0.053mm2 fast lock alldigital DLL with a wide range and high resolution DCC;D Shin;IEEE Journal of Solid-State Circuits,2009