Author:
Iwata Tomoya,Fuse Junya,Yoshihara Yuki,Kondo Yusuke,Sano Marie,Inoue Fumihiro
Reference39 articles.
1. Future Logic Scaling: Towards Atomic Channels and Deconstructed Chips;S B Samavedam;IEEE International Electron Devices Meeting (IEDM) (2020)
2. Collaert, 3-D Sequential Stacked Planar Devices Featuring Low-Temperature Replacement Metal Gate Junctionless Top Devices With Improved Reliability;A Vandooren;IEEE Transactions on Electron Devices,2018