Embedded Networks in Mobile Devices

Author:

Balandin Sergey1,Gillet Michel2

Affiliation:

1. Nokia Research Center, Finland

2. Nokia Devices, Finland

Abstract

The concept of a mobile phone has recently transformed into a new concept of mobile multimedia devices capable of performing multiple complex tasks and integrating multiple functionalities. It has resulted in a significant increase of device integration costs and complicated deployment of new technologies. Device integrator companies favor modularity everywhere possible, which results in a new trend toward networked architectures for the mobile devices. However, comparing to the best-known embedded network solutions, e.g., SoC and NoC, these architectures have unique constraints and requirements, which also are significantly different from the wide area networks. The main constraints are power consumption and having a modular architecture to allow reuse of the components. Transition to the new architectures for mobile devices is a time consuming task that requires the analysis of many solutions applied in other contexts, especially for embedded protocols, QoS and resource management. This article reviews the state of the art in embedded networks research and the key assumptions, restrictions and limitations faced by designers of embedded networks architectures for mobile devices.

Publisher

IGI Global

Subject

General Computer Science

Reference24 articles.

1. SPIN: A scalable, packet switched, on-chip micro-network. In Proceedings of Design, Automation and Test in Europe: Designers’;A.Adriahantenaina;Forum,2003

2. Ahonen, T., Virtanen, S., Kylliäinen, J., Truscan, D., Kasanko, T., Siguenza-Tortosa, D., et al. (2004). A brunch from the coffee table-case study in NoC platform design. In J. Nurmi, H. Tenhunen, J. Isoaho, & A. Jantsch (Eds.), Interconnect-centric design for advanced SoC and NoC (pp. 425-453). Boston: Kluwer Academic Publishers.

3. Networks on chips: A new SoC paradigm.;L.Benini;IEEE Computer,2002

4. Dall’Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., & Benini, L. (2003). Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In Proceedings of the 21st International Conference on Computer Design (pp. 536-539).

5. ESA. (2009). Spacewire standard working group. Retrieved April 2, 2009, from http://spacewire.esa.int/content/Home/HomeIntro.php

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Analysis of Biomedical Applications in Embedded Systems Devices;Journal of Biomedical and Sustainable Healthcare Applications;2021-07-05

2. Model-Based Techniques and Tools for Programming Embedded Multicore Platforms;Tools and Technologies for the Development of Cyber-Physical Systems;2020

3. OpenVX Integration Into the Visual Development Environment;International Journal of Embedded and Real-Time Communication Systems;2018-01

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3