1. SPIN: A scalable, packet switched, on-chip micro-network. In Proceedings of Design, Automation and Test in Europe: Designers’;A.Adriahantenaina;Forum,2003
2. Ahonen, T., Virtanen, S., Kylliäinen, J., Truscan, D., Kasanko, T., Siguenza-Tortosa, D., et al. (2004). A brunch from the coffee table-case study in NoC platform design. In J. Nurmi, H. Tenhunen, J. Isoaho, & A. Jantsch (Eds.), Interconnect-centric design for advanced SoC and NoC (pp. 425-453). Boston: Kluwer Academic Publishers.
3. Networks on chips: A new SoC paradigm.;L.Benini;IEEE Computer,2002
4. Dall’Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., & Benini, L. (2003). Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In Proceedings of the 21st International Conference on Computer Design (pp. 536-539).
5. ESA. (2009). Spacewire standard working group. Retrieved April 2, 2009, from http://spacewire.esa.int/content/Home/HomeIntro.php