Affiliation:
1. National Research University of Electronic Technology (MIET); SMC Technology Center
Abstract
This article describes the method of converting an analog signal into a digital code using a phase locked loop (PLL) circuit. The functional structure of the voltage-to-digital conversion circuit is considered. The application of the principle of phase-locked loop for controlling the duty cycle of the output signal of a phase detector when the voltage at the positive input of the operational amplifier included in the low-pass filter is investigated. In the modern world, analog-to-digital converters (ADCs) are available in almost every electronic device. The application of different ADC architectures is determined by their parameters and features by circuit and technological implementation. The phase-locked loop with a digital part (16-bit counter, storage register and data transfer interface) allows to obtain a precision analog-to-digital converter, based on a relatively simple circuit design, which has high accuracy and low noise level. Negative feedback of the PLL loop makes it possible to level the error of the passive elements of the low-pass filter (LPF) and the voltage controlled oscillator (VCO). The result of this work is an analysis of the ADC characteristics in the technological basis of 250 nm.
Reference9 articles.
1. Sizov M., Malashevich N., Fedorov R. ADC phase locked loop. Nanoindustriya, 2016, no. 8, 40–47 pp. (In Russian).
2. Sizov M. V. Voltage converter in pulse width, stabilized PLL. Sovremennaya elektronika, 2012, no. 6, pp. 26–34 (In Russian).
3. Henzler S. Time-to-Digital Converters. Luxembourg: Springer Science + Business Media, 2010, 104 p.
4. Demler M. J. High-Speed Analog-to-Digital Conversion. New York: Academic Press, 2010, 208 p.
5. Ndjountche T. CMOS Analog Integrated Circuits: High-Speed and Power-EFFicient Design. London: Taylor & Francis Group, 2016, 324 p.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献