Author:
Bindu Madhavi K,Tripathi Suman Lata
Abstract
Abstract
In this paper, the strategic review of different materials that are used in FinFET structure is studied. This is achieved by using carefully designed source/drain spacers and doped extensions to mitigate the off-current, typically high in narrow band-gap materials, as part of a CMOS compatible replacement-metal gate process flow. FinFETs are promising substitutes for bulk complementary metal oxide semiconductor. FinFETs are dual-gate devices and Good electrostatic characteristics which are obtained in a wide range of device dimensions. The simulations provide further insights into device functionality and about the dominant off-state leakage mechanisms. The GaAs material was examined by scanning transmission electron microscopy (STEM) and the epitaxial structures showed good crystal quality. In this various types of materials are used and studied they are FinFET based Dual KK-structure, InGaAs-on-Insulator FinFET, Double Gate based n-FinFET using Hafnium oxide, SOI-FinFETs, MosFET (Multi gate), Deeply Scaled CMOS, FinFET, Selective Epitaxial Si Growth in FinFET and Atomic Layer Deposition (ALD) in FinFET. Furthermore, we demonstrate a controlled GaAs digital etching process to create doped extensions below the source-drain spacer regions.
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. High-Speed 4:2 Priority Encoder Design and Simulation with FinFET 18nm Technology Using Cadence;2024 5th International Conference for Emerging Technology (INCET);2024-05-24
2. Revolutionizing Semiconductor Technology: A Comprehensive Review of FinFET;2024 International Conference on Communication, Computer Sciences and Engineering (IC3SE);2024-05-09
3. Design and simulation of low-power CMOS SRAM cells;Nanoscale Memristor Device and Circuits Design;2024
4. Comparative Analysis of EEPL and CPL Techniques Using 2:1 Multiplexer Based on 18nm FinFET Technology;2023 International Conference on Smart Systems for applications in Electrical Sciences (ICSSES);2023-07-07
5. High Gain Multistage CMOS Amplifier Design at 45nm technology node;2023 IEEE Devices for Integrated Circuit (DevIC);2023-04-07