1. Efficient Memory Built in Self Test Address Generator Implementation;Kumar;International Journal of Applied Engineering Research,2015
2. Optimizing Memory BIST Address Generator Implementations;Van de Goor,2011
3. Test Pattern Generation Using LFSR with Reseeding Scheme for BIST Designs;Varghese;International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering,2014
4. Memory Testing and Repairing using MBIST with complete Programmability;Koteswaramma;IOSR Journal of Electronics and Communication Engineering,2014
5. Multiple Controlled Random Testing;Mrozek;Fundamenta Informaticae,2016