Design‐for‐reliability implementation in microelectronics packaging development

Author:

Yang Liyu,Niu Rui,Xie Jinsong,Qian Bin,Song Baishi,Rong Qingan,Bernstein Joseph

Abstract

PurposeIn today's electronic package development cycle, activities are managed by multiple participants in the supply chain, which might have different quality and reliability impacts to the end product. As a result, the reliability risk is much higher for companies who do not have insight into and/or control over the products received. The purpose of this paper is to show how design‐for‐reliability (DFR) approaches will come into play to manage the risk.Design/methodology/approachIn this paper, DFR approaches for package development will be discussed from the perspective of the original equipment manufacturers (OEMs). DFR practices through the package development cycle will be described based on key development modules. A case study for flip chip ball gris array package development using an advanced Cu/Low‐k silicon technology will be presented. Key measures to help control the quality and improve the reliability will be presented.FindingsThe proposed methodology significantly improves component and package reliability through the engagement in design, manufacturing, assessment and system evaluation.Originality/valueThe paper discusses the research results and the proposed DFR methodology will be helpful for fabless design houses, electronics manufacturing service (EMS) partners in the supply chain, and OEMs to manage the reliability of the products.

Publisher

Emerald

Subject

Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials

Reference43 articles.

1. Alander, T., Heino, P. and Ristolainen, E. (2000), “Solder bump reliability‐issues on bump layout”, IEEE Transactions on Advanced Packaging, Vol. 23 No. 4, pp. 715‐20.

2. Bajenescu, T.I. and Bazu, M.I. (1999), Reliability of Electronic Components‐A Practical Guide to Electronic Systems Manufacturing, Springer, Berlin.

3. Beijer, J.G.J., Jansen, M.Y., Janssen, G.M., Bielen, J.A. and Tijssen, E.P.A. (2006), “Fatigue life of solder bumps in a system in package: relating power cycling to thermal cycling”, IEEE 7th International Conference on Thermal, Mechanical, and Multiphysics Simulation and Experiments in Micro‐Electronics and Micro‐Systems, EuroSimE, Milan, Italy, April 24‐26, pp. 1‐7.

4. Chen, K.M., Jiang, D.S., Kao, N.H. and Lai, J.Y. (2006), “Effects of underfill materials on the reliability of low‐k flip chip packaging”, Microelectronics Reliability, Vol. 46, pp. 155‐63.

5. Chen, L., Zhang, Q., Wang, G., Xie, X. and Cheng, Z. (2001), “The effects of underfill and its material models on thermomechanical behaviors of a flip chip package”, IEEE Transactions on Advanced Packaging, Vol. 24 No. 1, pp. 17‐24.

Cited by 9 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3