A review of stencil printing for microelectronic packaging

Author:

Kay Robert,Desmulliez Marc

Abstract

PurposeThe purpose of this paper is to present a detailed overview of the current stencil printing process for microelectronic packaging.Design/methodology/approachThis paper gives a thorough review of stencil printing for electronic packaging including the current state of the art.FindingsThis article explains the different stencil technologies and printing materials. It then examines the various factors that determine the outcome of a successful printing process, including printing parameters, materials, apparatus and squeegees. Relevant technical innovations in the art of stencil printing for microelectronics packaging are examined as each part of the printing process is explained.Originality/valueStencil printing is currently the cheapest and highest throughput technique to create the mechanical and electrically conductive connections between substrates, bare die, packaged chips and discrete components. As a result, this process is used extensively in the electronic packaging industry and therefore such a review paper should be of interest to a large selection of the electronics interconnect and assembly community.

Publisher

Emerald

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,General Materials Science,Electrical and Electronic Engineering,Condensed Matter Physics,General Materials Science

Reference84 articles.

1. Aintila, A., Björklöf, A., Järvinen, E. and Lalu, S. (1994), “Electroless Ni/Au bumps for flipchip‐on‐flex and TAB applications”, Proceeding of the IEEE International Electronics Manufacturing Technology Symposium, La Jolla, CA, USA, pp. 160‐3.

2. Andricacos, P., Brouillette, G., Carruthers, R., Cotte, J., Danovitch, D., Datta, M., Gruber, P., Harper, J., Horkans, J., Kang, S., Kwietniak, K., Sambucetti, C. and Shi, L. (1997), “Pb‐free solder alloys for C4 applications”, Research Report RC‐20847 (92294), IBM Thomas J. Watson Research Center, Yorktown Heights, NY, pp. 13‐25 (10598, May 16).

3. Ashmore, C. and Zahn, M. (2006), “Lead‐free stencil technologies for productivity and performance”, OnBoard Technology, October, pp. 12‐14.

4. Audet, J., Belanger, L., Brouillette, G., Danovitch, D. and Oberson, V. (1995), “Low cost bumping process for flip‐chip”, Proceedings ITAB Symposium, San Jose, CA, USA, pp. 16‐21.

5. Baggerman, F.J. and Schwarzbach, D. (1998), “Solder‐jetted eutectic PbSn bumps for flip‐chip”, IEEE Transactions on Components, Packaging, and Manufacturing Technology – Part B, Vol. 21 No. 4, pp. 371‐81.

Cited by 34 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3