Unified forward and inverse discrete cosine transform architecture and proposed VLSI implementation-Reference-Cited by-同舟云学术

Unified forward and inverse discrete cosine transform architecture and proposed VLSI implementation

Published:1990-08 Issue:2 Volume:69 Page:233-246
ISSN:0020-7217
Container-title:International Journal of Electronics
language:en
Short-container-title:International Journal of Electronics

Author:

CURRENT K. W.,PARKHURST J. R.

Publisher

Informa UK Limited

Subject

Electrical and Electronic Engineering

Link

http://www.tandfonline.com/doi/pdf/10.1080/00207219008920310

Reference21 articles.

1. Discrete Cosine Transform

2. ARNOULD , E. , and DUGRE , J. P. , 1984 , Real-time discrete cosine transform an original architecture .Proceedings of the International Conference on Acoustics, Speech and Signal Processing, pp. 48.6.1 – 48.6.4 .

3. A Fast Computational Algorithm for the Discrete Cosine Transform

4. A Video-Rate CCD Two-Dimensional Cosine Transform Processor

5. DEMASSIEUX , N. , CONCORDEL , G. , DURANDEAU , J. , and JUTAND , F. , 1987 , An optimized VLSI architecture for a multiformat discrete cosine transform .Proceedings of the International Conference on Acoustics, Speech and Signal Processing, pp. 547 – 550 .

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Hardware solution for implementing the entire inverse IDCTs in HEVC decoder;International Journal of Electronics;2018-02-22

2. An efficient IDCT processor design for HDTV applications;The Journal of VLSI Signal Processing;2003

3. Efficient parallel adder based design for one-dimensional discrete cosine transform;IEE Proceedings - Circuits, Devices and Systems;2000