Author:
Pandey Pawan Kumar,Singh Dilip,Chandel Rajeevan
Reference20 articles.
1. Meyer-Baese U (2004) Digital signal processing with field programming gate arrays. Springer, Heidelberg
2. Sorokin N (2006) Implementation of high-speed fixed-point dividers on FPGA. J Comput Sci Technol 6(1):8–11
3. Rodriguez-Garcia A, Pizano-Escalante L, Parra-Michel R, Longoria-Gandara O, Cortez J (2013) Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximation. In: International conference on reconfigurable computing and FPGAs, ReConFig 2013, vol 2, no 2
4. Louvet N, Muller JM, Panhaleux A (2010) Newton-Raphson algorithms for floating-point division using an FMA. In: International conference on application-specific systems, architectures and processors, pp 200–207
5. Narendra K, Shabirahmed BJ, Swaroop Kumar K, Asha GH (2015) FPGA implementation of fixed-point integer divider using iterative array structure. Int J Eng Tech Res (IJDTR) 3(4):170–179
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design Models of Bit-Stream Online-Computers of Elementary Mathematical Functions;2023 IEEE 12th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS);2023-09-07
2. FPGA-based Hardware Implementation of Fixed-point Division using Newton-Raphson Method;2023 IV International Conference on Neural Networks and Neurotechnologies (NeuroNT);2023-06-16