Author:
Verma Aishita,Khan Anum,Wairya Subodh
Publisher
Springer Nature Singapore
Reference24 articles.
1. S. Usha, T. Ravi, Design of 4-BIT ripple carry adder using hybrid 9T full adder, in 2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015] (2015), pp. 1–8. https://doi.org/10.1109/ICCPCT.2015.7159490
2. I. Hassoune, D. Flandre, I. O’Connor, J. Legat, ULPFA: a new efficient design of a power-aware full adder. IEEE Trans. Circ. Syst. I Regul. Pap. 57(8), 2066–2074 (2010). https://doi.org/10.1109/TCSI.2008.2001367
3. I.C. Wey, C.H. Huang, H.C. Chow, A new low-voltage CMOS 1-bit full adder for high performance applications, in Proceedings. IEEE Asia-Pacific Conference on ASIC (Taipei, Taiwan, 2002), pp. 21–24. https://doi.org/10.1109/APASIC.2002.1031522
4. S. Goel, S. Gollamudi, A. Kumar, M.A. Bayoumi, On the design of low energy hybrid CMOS 1-bit full adder cells, in Proceedings of 47th IEEE International Conference Midwest Symposium Circuits and System (Hiroshima, Japan, 2004), pp. 209–212
5. S. Nagaraj, G.M.S. Reddy, S.A. Mastani, Analysis of different Adders using CMOS, CPL and DPL logic, in 14th IEEE India Council International Conference (INDICON). (Roorkee, India, 2017), pp. 1–6. https://doi.org/10.1109/INDICON.2017.8487636