Author:
Agarwal Lucky,Gupta Saurav,Kumar Ranjeet
Publisher
Springer Nature Singapore
Reference13 articles.
1. Dutta U, Soni MK, Pattanaik M (2018) Design and optimization of gate-all-around tunnel FET for low power applications. Res Int J Eng Technol
2. Gaidhane AD, Pahwa G, Verma A, Chauhan YS (2018) Compact modeling of drain current, charges, and capacitances in long-channel gate-all-around negative capacitance MFIS transistor. IEEE Trans Electron Devices, pp 0018–9383
3. Mohan C, Choudhary S, Prasad B (2017) Gate all around FET: an alternative of FinFET for future technology nodes. Int J Adv Res Sci Eng 6(7)
4. Agarwal L, Singh BK, Mishra RA, Tripathi S (2016) Short channel effects (SCEs) characterization of underlaped dual-K spacer in dual-metal gate FinFET device. In: 2016 international conference on control, computing, communication and materials (ICCCCM), IEEE
5. Piccinini G, Graziano M, Vacca M, Vergallo D (2018) Analysis and simulation of emerging FET devices: FinFET, TFET” POLITECNICO DI TORINO,Corso di Laurea Magistrale in Ingegneria Elettronica, Tesi di Laurea Magistrale April 2018