Performance Estimation and Analysis of 3D Trigate HOI FinFET Using Strained Channel for Reduced Area
Author:
Nanda SwagatORCID,
Dhar Rudra SankarORCID
Publisher
Springer Singapore
Reference26 articles.
1. A. Bakibillah, N. Rahman, Effect of threshold voltage and channel length on drain current of silicon n-MOSFET. ESJ 11(27) (2015)
2. J.K. Saha, N. Chakma, M. Hasan, Impact of channel length, gate insulator thickness, gate insulator material, and temperature on the performance of nanoscale FETs. J. Comput. Electron. 17, 1521–1527 (2018)
3. A. Chaudhry, M.J. Kumar, Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review. IEEE Trans. Device Mater. Reliab. 4(1), 99–109 (2004)
4. Y. Husaini, M.H. Ismail, A.S. Zoolfakar, N. Khairudin, Electrical characteristics comparison between partially-depleted SOI and n-MOS devices investigation using Silvaco, in 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA), Penang, 2010, p. 532–536
5. J.P. Colinge, FinFETs and Other Multi Gate Transistors (Springer, New York, USA, 2008)