Author:
Nair Gana C.,Yamuna B.,Balasubramanian Karthi,Mishra Deepak
Reference13 articles.
1. T.K. Moon, Error correcting Codes-Mathematical Methods and Algorithms (Wiley, NJ, 2005)
2. R.M. Pyndiah, Near-optimum decoding of product codes: block turbo codes. IEEE Trans. Commun. 46(8), 1003–1010 (1998)
3. W. Kuang, R. Zhao, Z. Juan, FPGA implementation of a modified turbo product code decoder, in 2017 IEEE 9th International Conference on Communication Software and Networks (ICCSN) (IEEE, 2017), pp. 71–74
4. Y. Krainyk, V. Perov, M. Musiyenko, Y. Davydenko, Hardware-oriented turbo-product codes decoder architecture, in 2017 9th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), vol. 1. (IEEE, 2017), pp. 151–154
5. E.-H. Lu, P.-Y. Lu, A syndrome-based hybrid decoder for turbo product codes, in, International Symposium on Computer, Communication, Control and Automation (3CA), vol. 1. (IEEE, 2010), pp. 280–282
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of a High-Speed and Low-Power AES Architecture;Lecture Notes in Electrical Engineering;2023
2. Low power and area efficient AES implementation using ROM based key expansion and rotational shift;2022 International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics ( DISCOVER);2022-10-14
3. Design of a Fast Chase Algorithm based High Speed Turbo Product Code Decoder;2021 International Conference on Advances in Computing and Communications (ICACC);2021-10-21