1. International Technology Roadmap for Semiconductors Update Overview, 2012. [Online]. Available:
http://www.itrs.net/
2. W. Beyene, Design and analysis of high-speed links, in Tutorial, Proceedings of 17th IEEE Workshop on Signal and Power Integrity, Paris, France, 12–15 May 2013
3. M. Cases, Main memory design fro SPI engineers, in Tutorial, Proceedings of 17th IEEE Workshop on Signal and Power Integrity (SPI), Paris, France, 12–15 May 2013
4. R.M. Averill, K.G. Barkley, M.A. Bowen, P.J. Camporese, A.H. Dansky, R.F. Hatch, D.E. Hoffman, M.D. Mayo, S.A. McCabe, T.G. McNamara, T.J. McPherson, G.A. Northrop, L. Sigal, H.H. Smith, D.A. Webber, P.M. Williams, Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors. IBM J. Res. Dev. 43(5/6), 681–706 (1999)
5. Q. Zhu, W.W.M. Dai, High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models. IEEE Trans. CAD Integr. Circuits Syst. 15(9):1106–1118 (1996)