Author:
Nanda Umakanta,Nayak Debasish,Pattnaik Sushant Kumar,Swain Sanjit Kumar,Biswal Sudhansu Mohan,Biswal Birendra
Reference20 articles.
1. Hajimiri A, Lee TH (1999) The design of low noise oscillator. Kluwer Academic Publishers
2. Kang SM, Leblebici Y CMOS digital integrated circuits: analysis and design, 3rd edn. McGraw-Hill Publication
3. William Shing TY, Luong HC (2001) A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator. IEEE Trans Circ Syst II Analog Digital Signal Process 48:216–221
4. Rout PK, Acharya DP, Nanda U (2018) Advances in analog integrated circuit optimization: a survey. In: Applied optimization methodologies in manufacturing systems. IGI Global, USA, pp 309–333
5. Nanda U, Acharya DP (2017) An efficient technique for low power fast locking PLL operating in minimized dead zone condition. In: International conference on devices for integrated circuits, pp 396–400, 23–24 Mar 2017, Kalyani, India
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献