Author:
Tripathi Sayan,Jana Jhilam,Bhaumik Jaydeb
Reference20 articles.
1. Li J, Reviriego P, Yi Xiao L, Wu H (2019) Protecting memories against soft errors: the case for customizable error correction codes. IEEE Trans Emerg Top Comput
2. Dixit A, Wood A (2011) The impact of new technology on soft error rates. In: 2011 IEEE international reliability physics symposium (IRPS). IEEE, pp 5B-4
3. Tripathi S, Jana J, Samanta J, Raj A, Ranjan D, Singh MP (2020) Design and evaluation of Neale-based multi-bit adjacent error-correcting codec for SRAM. In: Proceedings of the 2nd international conference on communication, devices and computing. Springer, Singapore, pp 259–268
4. Tripathi S, Jana J, Samanta J, Anand A, Kumar C, Raj G (2020) FPGA and ASIC implementation of SEC-DED-DAEC codes for SRAM applications. In: Proceedings of the 2nd international conference on communication, devices and computing. Springer, Singapore, pp 237–247
5. Hamming RW (1950) Error detecting and error correcting codes. Bell Syst Tech J 29(2):147–160
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献