Author:
Ykuntam Yamini Devi,Pavani Katta
Reference18 articles.
1. Likharev KK, Semenov VK (1991) RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans Appl Supercond 1(1):3–28
2. Takagi N, Tanaka M (April, 2010) Comparisons of synchronous-clocking SFQ adders. IEICE Trans Electron E93-C(4):429–434
3. Kasperek AK (2012) 32-bit superconductor integer and floating-point multiplier, Ph.D. dissertation. Dept Comput Eng Stony Brook Univ (Stony Brook, NY, USA)
4. Tang G, Takagi K, Takagi N (April, 2017) 32 × 32-bit 4-bit bit-slice integer multiplier for RSFQ microprocessors. IEEE Trans Appl Supercond 27(3):Art. no. 1301005
5. Tang G, Takagi K, Takagi N (June, 2016) RSFQ 4-bit bit-slice integer multiplier. IEICE Trans Electron E99-C(6):697–702