Heterogeneous Integration of Memory Stacks
Publisher
Springer Singapore
Reference57 articles.
1. Tuckerman, D. B., Bauer, L. O., Brathwaite, N. E., Demmin, J., Flatow, K., Hsu, R., Kim, P., Lin, C. M., Lin, K., Nguyen, S., and V. Thipphavong, “Laminated Memory: A New Three-Dimensional Packaging Technology for MCMs”, IEEE Multi-Chip Module Conference, Santa Cruz, CA, March 15–17, 1994, pp. 58–63. 2. Lau, J. H., “Recent Advances and New Trends in Flip Chip Technology”, ASME Transactions, Journal of Electronic Packaging, September 2016, Vol. 138, Issue 3, pp. 1–23. 3. Matsumura, K., Tomikawa, M., Sakabe, Y., and Shiba, Y., “New Non Conductive Film for High Productivity Process”, IEEE CPMT Symposium Japan (ICSJ), Kyoto, Japan, Nov. 9–11, 2015, pp. 19–20. 4. Asahi, N., Miyamoto, Y., Nimura, M., Mizutani, Y., and Arai, Y., “High Productivity Thermal Compression Bonding for 3D-IC”, IEEE International 3D Systems Integration Conference (3DIC), Sendai, Japan, August 31–September 2, 2015, pp. TS8.3.1–TS8.3.5. 5. van Driel, W. D., G. Wisse, A. Y. L. Chang, J. H. J. Jansen, X. Fan, G. Q. Zhang, and L. J. Ernst, “Influence of Material Combinations on Delamination Failures in a Cavity-Down TBGA Package”, IEEE Transactions of Components and Packaging Technology, Vol. 27, No. 4, December 2004, pp. 651–658.
|
|