Heterogeneous Integration of Chip-to-Chip Stacks
Publisher
Springer Singapore
Reference14 articles.
1. Polka, L. A., H. Kalyanam, G. Hu, and S. Krishnamoorthy, “Package Technology to Address the Memory Bandwidth Challenge for Tera-scale Computing”, Intel Technology Journal, Vol. 11, No. 3, 2007, pp. 197–206. 2. Yu, A. B., A. Kumar, S. W. Ho, W. Y. Hnin, J. H. Lau, C. H. Khong, P. S. Lim, X. W. Zhang, D. Q. Yu, N. Su, B. R. Chew, M. C. Jong, T. C. Tan, V. Kripesh, C. Lee, J. P. Huang, J. Chiang, S. Chen, C.-H. Chiu, C.-Y. Chan, C.-H. Chang, C.-M. Huang, and C.-H. Hsiao, “Development of fine pitch solder microbumps for 3-D chip stacking”, Proceedings of 10th Electronics Packaging Technology Conference, Singapore, December 2008, pp. 387–392. 3. Yu, D. Q., H. Oppermann, J. Kleff, and M. Hutter, “Stability of AuSn eutectic solder cap on Au socket during reflow”, Journal of Materials Science: Materials in Electronics, vol. 20, No. 1, pp. 55–59, 2009. 4. Douglas, M. A., “Trench etch process for a single wafer RIE dry etch reactor”. U.S. Patent 4 855 017 and 4 784 720 and F. Laermer and A. Schilp, “Method of anisotropically etching silicon”. U. S. Patent 5 501 893. 5. Charbonnier, J., S. Cheramy, D. Henry, A. Astier, J. Brun, N. Sillon, A. Jouve, S. Fowler, M. Privet, R. Puligadda, J. Burggraf, and S. Pargfrieder, “Integration of a temporary carrier in a TSV process flow”, Proceedings of 59th Electronic Components and Technology Conference, San Diego, CA, May 2009, pp. 865–871.
|
|