1. Elenius, P., and H. Hollack, “Method for forming chip scale package,” US patent 6,287,893, filed on July 13, 1998; patented on September 11, 2001.
2. Yasunaga, M., “Chip-scale package: a lightly dressed LSI chip,” Proc. of IEEE/CPMT IEMTS, 1994, pp. 169–176.
3. Marcoux, P., “A minimal packaging solution for known good die and direct chip attachment,” Proc. Of SMTC, 1994, pp. 19–26.
4. Chanchani, R., “A new mini ball grid array (m-BGA) multichip module technology,” Proc. Of NEPCON West, 1995, pp. 938–945.
5. Badihi, A., “Shellcase—a true miniature integrated circuit package,” Proc. of International FC, BGA, Adv. Packaging Symp., 1995, pp. 244–252.