1. C.H. Jan, U. Bhattacharya, R. Brain, et al., A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra-low power, high performance and high density SoC applications, in IEDM 2012: 2012 International Electron Devices Meeting, San Francisco, 10–13 December 2012[C], (IEEE, San Francisco, 2012)
2. X. Huang, W.C. Lee, D. Hisamoto, et al., Sub 50-nm FinFET, in PMOS: IEDM 1999: 1999 International Electron Devices Meeting, Washington, DC, 5–8 December 1999[C], (IEEE, Washington, DC, 1999)
3. D. Hisamoto, T. Kaga, Y. Kawamoto, et al., A fully depleted lean-channel Transistor (DELTA)-a novel vertical ultra-thin SOI MOSFET, in IEDM 1989: 1989 International Technical Digest on Electron Devices Meeting, Washington, DC, 3–6 December 1989[C], (IEEE, Washington, DC, 1989)
4. R. Chau, B. Doyle, J. Kavalieros, et al., Advanced depleted-substrate transistors: Single-gate, double-gate and tri-gate, in SSDM 2002: 2002 International Conference on Solid State Devices and Materials, Nagoya, 17–19 September 2002[C], (The Japan Society of Applied Physics, Nagoya, 2002)
5. J. Kavalieros, B. Doyle, S. Datta, et al., Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering, in VLSI 2006: 2006 Symposium on VLSI Technology, Honolulu, 13–15 June 2006[C], (IEEE, Honolulu, 2006)