Spintronic Logic-in-Memory Paradigms and Implementations-Reference-Cited by-同舟云学术

Spintronic Logic-in-Memory Paradigms and Implementations

Published:2019-07-17 Issue: Volume: Page:215-229
ISSN:1437-0387
Container-title:Applications of Emerging Memory Technology
language:
Short-container-title:

Author:

Kang Wang,Deng Erya,Wang Zhaohao,Zhao Weisheng

Publisher

Springer Singapore

Link

http://link.springer.com/content/pdf/10.1007/978-981-13-8379-3_9

Reference57 articles.

1. N.S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J.S. Hu, M.J. Irwin, M. Kandemir, V. Narayanan, Leakage current: Moore’s law meets static power. Computer 36(12), 68–75 (2003)

2. W. Kang, Y. Zhang, Z. Wang, J. Klein, C. Chappert, D. Ravelosona, G. Wang, Y. Zhang, W. Zhao, Spintronics: emerging ultra-low power circuits and systems beyond MOS technology. ACM J. Emerg. Technol. Comput. Syst. 12(2), 1–42 (2015)

3. W.A. Wulf, S.A. McKee, Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Arch. News 23(1), 20–24 (1995)

4. S.W. Keckler, W.J. Dally, B. Khailany, M. Garland, D. Glasco, GPUS and the future of parallel computing. IEEE Micro 31(5), 7–17 (2011)

5. S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu, Y. Xie, Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memorties, in ACM/EDAC/IEEE Design Automation Conference (2016), pp. 1–6

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Capacitance and Conductance Compensation Methods for Efficient Computing‐In‐Memory Designs;Advanced Electronic Materials;2024-09-06

2. A full spectrum of computing-in-memory technologies;Nature Electronics;2023-11-13

3. SpinCIM: spin orbit torque memory for ternary neural networks based on the computing-in-memory architecture;CCF Transactions on High Performance Computing;2022-06-24

4. Design and Evaluation of a Self Write-Terminated Hybrid MTJ/CMOS Full Adder Based on LIM Structure;Journal of Circuits, Systems and Computers;2022-02-04

5. Design and Analysis of Self-write-terminated Hybrid STT-MTJ/CMOS Logic Gates using LIM Architecture;2021 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER);2021-11-19