1. Sharifi, S., Jaffari, J., Hussein, M., Kusha, A. A., Navabi, Z.: Simultaneous Reduction of Dynamic and Static Power in Scan Structures. In: Proc. of the Design, Automation and Test, vol. 2, pp. 846–851 (2005).
2. Prakash, O.: Design and Analysis of Low Power Energy Efficient, Domino Logic Circuit for High Speed Application, International Journal of Scientific Research Engineering & Technology, vol. 1, no. 12, pp. 1–4 (2013).
3. Karimi, G., Alimoradi, A.: Multi-Purpose Technique to Decrease Leakage Power in VLSI Circuits, Canadian Journal on Electrical and Electronics Engineering, vol. 2, no. 3, pp. 71–74 (March 2011).
4. Tawfika, S.A., Kursun, V.: FinFET domino logic with independent gate keepers, Micro Electronics Journal, vol, 40, pp. 1531–1540 (2009).
5. LIAO Nan, CUI XiaoXin_, LIAO Kai, MA KaiSheng, WU Di, WEI Wei, LI Rui & YU DunShan “Low power adiabatic logic based on FinFETs” Science China, vol.57, Issn. 022402:1-022402:13 (2014).