Congestion Optimization During Technology Mapping and Logic Synthesis
Reference30 articles.
1. Brayton, R. K., Hachtel, G. D., and Sangiovanni-Vincentelli, A. L., Multilevel logic synthesis, Proceedings of the IEEE, 78(2), pp. 264–300, Feb. 1990. 2. Chatterjee, S., and Brayton, R. K., A new incremental placement algorithm and its application to congestion-aware divisor extraction, Proceedings of the International Conference on Computer-Aided Design, pp. 541–548, 2004. 3. Chaudhary, K., and Pedram, M., Computing the area versus delay trade-off curves in technology mapping, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14(12), pp. 1480–1489, Dec. 1995. 4. Micheli, de G., Synthesis and Optimization of Digital Circuits, New York, NY: McGraw-Hill Inc., 1994. 5. Gosti, W., Khatri, S. R., and Sangiovanni-Vincentelli, A. L., Addressing timing closure problem by integrating logic optimization and placement, Proceedings of the International Conference on Computer-Aided Design, pp. 224–231, 2001.
|
|