Author:
Rius Josep,Pineda José,Meijer Maurice
Publisher
Springer Berlin Heidelberg
Reference9 articles.
1. Macii, E., Pedram, M.: High-Level Power Modeling, Estimation and Optimization. IEEE Transactions on CAD of Integrated Circuits and Systems 17(11), 1061–1079 (1998)
2. Gonzalez, R., Gordon, B.M., Horowitz, M.A.: Supply and Threshold Voltage Scaling for Low Power CMOS. IEEE Journal of Solid-State Circuits 32(8), 1210–1216 (1997)
3. Tschanz, J., Kao, J., Narendra, S., Nair, R., Anoniadis, D., Chandrakasan, A., De, V.: Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage. In: Proceedings of ISSCC 2002, paper 25.7., p. 422, 344–345, 538
4. Meijer, M., Pessolano, F., Pineda, J.: Technology Exploration for Adaptive Power and Frequency Scaling in 90nm CMOS. In: Proceedings of ISLPED 2004, August 2004, pp. 14–19 (2004)
5. Nose, K., Hirabayashi, M., Kawaguchi, H., Lee, S., Sakurai, T.: VTH-Hopping Scheme to Reduce Subthreshold Leakage for Low-Power Processors. IEEE Journal of Solid-State Circuits 37(3), 413–419 (2002)