Author:
Mueller Rene,Teubner Jens,Alonso Gustavo
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Information Systems
Reference37 articles.
1. Abadi D. J., Carney D., Çetintemel U., Cherniack M., Convey C., Lee S., Stonebraker M., Tatbul N., Zdonik S.: Aurora: a new model and architecture for data stream management. VLDB J. 12(2), 120–139 (2003)
2. Abadi, D.J., Ahmad, Y., Balazinska, M., Çetintemel, U., Cherniack, M., Hwang, J.H., Lindner, W., Maskey, A.S., Rasin, A., Ryvkina, E., Tatbul, N., Xing, Y., Zdonik, S.: The design of the Borealis stream processing engine. In: Conference on Innovative Data Systems Research (CIDR), Asilomar, CA, USA (2005)
3. Ajtai, M., Komlós, J., Szemerédi, E.: An O(n log n) sorting network. In: ACM Symposium on Theory of Computing (STOC), pp. 1–9 (1983)
4. Arasu A., Babu S., Widom J.: The cql continuous query language: semantic foundations and query execution. VLDB J. 15(2), 121–142 (2006)
5. Batcher, K.E.: Sorting networks and their applications. In: AFIPS Spring Joint Computer Conference, pp. 307–314 (1968)
Cited by
101 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. SSA: A Uniformly Recursive Bidirection-Sequence Systolic Sorter Array;IEEE Transactions on Parallel and Distributed Systems;2024-10
2. Co-design Hardware and Algorithm for Vector Search;Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis;2023-11-11
3. An Energy Efficient Sorting Architecture with Cell-Gating for Top-K Sorting on FPGA;2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS);2023-08-06
4. FPGA-based acceleration architecture for Apache Spark operators;CCF Transactions on High Performance Computing;2023-06-23
5. Experimental Survey of FPGA-Based Monolithic Switches and a Novel Queue Balancer;IEEE Transactions on Parallel and Distributed Systems;2023-05