1. Q. Chen, {ie344-1} 0 1 ternary system, Mathematics Bulletin, 3(1958)102, 4–7, (in Chinese).
2. X. Chen, X. Wu, Symmetric ternary logic and symmetric ternary CMOS circuits, Journal of Computer, 14(1991)5, 389–394, (in Chinese).
3. X. Wu, Design principle of multiple valued logic circuits, Hangzhou University Publication Company, 1994, 315–342, (in Chinese).
4. G. Frieder, A balanced ternary computer, Proc. of 3th ISMVL, Toronto: 1973, 68–75.
5. D. A. Freitas, K. W. Current, A CMOS current comparator circuit, Electron. Lett., 19(1983)17, 695–697.