Funder
Coordenação de Aperfeiçoamento de Pessoal de Nível Superior
Conselho Nacional de Desenvolvimento Científico e Tecnológico
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference46 articles.
1. 2011, I. (2018). International technology roadmap for semiconductors. http://www.itrs2.net/2011-itrs.html. Accessed August 2019.
2. Anastasiou, A., Tsiatouhas, Y., & Arapoyanni, A. (2015). On the reuse of existing error tolerance circuitry for low power scan testing. In International symposium on circuits and systems (pp. 1578–1581).
3. Beer, S., Cannizzaro, M., Cortadella, J., Ginosar, R., & Lavagno, L. (2014). Metastability in better-than-worst-case designs. In International symposium on asynchronous circuits and systems (pp. 101–102).
4. Beerel, P. A., Breuer, M., Cheng, B., & Hand, D. (2017). A timing violation resilient asynchronous template. USA patent 9558309.
5. Berkel, K. V., Peeters, A., & te Beest, F. (2002). Adding synchronous and LSSD modes to asynchronous circuits. In International symposium on asynchronous circuits and systems (pp. 161–170).