1. Aizik, Y., Kolodny, A. (2011). Finding the energy efficient curve: Gate sizing for minimum power under delay constraints. VLSI Design .
2. Berkelaar, M. R. C. M., Jess, J. A. G. (1990). Gate sizing in mos digital circuits with linear programming. In: EDAC'90: Conference on european design automation (pp. 217–221). Scotland: Glasgow.
3. Bhattacharya, K., Ranganathan, N. (2008). A linear programming formulation for security-aware gate sizing. In: 18th ACM Great Lakes symposium on VLSI (pp. 273–278). Orlando.
4. Borah, M., Owens, R., Irwin, M. (1996). Transistor sizing for low power cmos circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15(6), 665–671.
5. Borah, M., Owens, R.M., Irwin, M.J. (1995). Transistor sizing for minimizing power consumption of cmos circuits under delay constraint. In: 1995 International symposium on low power design (pp. 167–172). Dana Point: California.