Author:
Hu Kai,Osmany Sabbir A.,Scheytt J. Christoph,Herzel Frank
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference35 articles.
1. De Muer, B., Steyaert, M. S. J. (2003). On the analysis of ΔΣ fractional-N frequency synthesizers. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 50(11), 784–793.
2. Riley, T. A. D., Filiol, N. M., Du, Q., Kostamovaara, J. (2003). Techniques for in-band phase noise reduction in ΔΣ synthesizers. IEEE Transactions on Circuits and Systems II: Analog Digit. Signal Processing, 50(11), 794–803.
3. Pamarti, S., Jansson, L., Galton, I. (2004). A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation. IEEE Journal of Solid-State Circuits, 39(1), 49–62.
4. Chien, H.-M., Lin, T.-H., Ibrahim, B., Zhang, L., Rofougaran, M., Rofougaran, A., Kaiser, W. J. (2004). A 4GHz fractional-N synthesizer for IEEE 802.11a. In 2004 Symposium on VLSI Circuits Digest of Technical Papers (June 2004, pp. 46–49). USA: Honolulu.
5. Arora, H., Klemmer, N., Morizio, J. C., Wolf, P. D. (2005). Enhanced phase noise modeling of fractional-N frequency synthesizers. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(2), 379–395.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献