1. Li, P. W., Chin, M. J., Gray, P. R., & Castello, R. (1984). A ratio-independent cyclic analog-to-digital conversion technique. IEEE Journal of Solid-State Circuits, 19(6), 828–836.
2. Hatanaka, S. & Taniguchi, K. “A ratio-independent cyclic pipeline analog-to-digital converter,” Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on Volume 1, 2–5 Sept. 2001, pp. 345–348.
3. Jere A. M. Jarvinen, Mikko Saukoski, & Kari Halonen, “A 12-bit Ratio-Independent Cyclic ADC for a Capacitive Sensor Interface,” Proceedings of the IEEE International Symposium on Circuits and Systems ISCAS’07, 27–30 May. 2007, New Orleans, USA, pp. 1713–1716.
4. Lim, P. J., & Wooley, B. A. (1991). A high-speed sample-and-hold technique using a Miller hold capacitance. IEEE Journal of Solid-State Circuits, 26, 643–651.
5. Lee, Tsung-Sum, & Chi-Chang, Lu. (2005). A 1.5 V 50 MHz pseudo-differential CMOS sample-and-hold circuit with low hold pedestal. IEEE Transactions on Circuits and Systems-I, 52(9), 1752–1757.