1. Prabha, P., Kim, S., Reddy, K., Rao, S., Griesert, N., Rao, A., et al. (2015). A highly digital VCO-based ADC architecture for current sensing applications. IEEE Journal SSC, 50(8), 1785–1795.
2. Kim, J., Jang, T., Yoon, Y., & Cho, S. (2000). Analysis and design of voltage-controlled oscillator based analog-to-digital converter. IEEE Transactions on Circuits and Systems I, 57(1), 18–30.
3. Daniels, J., Dehaene, W., Steyaert, M., & Wiesbauer, A. (2010). A 0.02 mm2 65 nm CMOS 30 MHz BW all-digital differential VCO-based ADC with 64 dB SNDR. In IEEE symposium on VLSI circuits.
4. Straayer, M., & Perrott, M. (2008). A 12-bit 10-MHz bandwidth, continuous time sigma-delta ADC with a 5-bit 950-MS/S VCO-based quantizer. IEEE Journal of Solid-State Circuits, 4, 805–814.
5. Reddy, K., Dey, S., Rao, S., Young, B., Prabha, P., & Hanumolu, P. (2014). A 54mW 1.2GS/s 71.5 dB SNDR 50 MHz BW VCO-based CT delta-sigma ADC using dual phase/frequency feedback in 65 nm CMOS. In IEEE symposium on VLSI circuits digest of technical papers.