Real-time motion estimation diamond search algorithm for the new high efficiency video coding on FPGA-Reference-Cited by-同舟云学术

Real-time motion estimation diamond search algorithm for the new high efficiency video coding on FPGA

Published:2017-11-10 Issue:2 Volume:94 Page:259-276
ISSN:0925-1030
Container-title:Analog Integrated Circuits and Signal Processing
language:en
Short-container-title:Analog Integr Circ Sig Process

Author:

Khemiri Randa,Kibeya Hassan,Loukil Hassen,Sayadi Fatma Ezahra,Atri Mohamed,Masmoudi Nouri

Publisher

Springer Science and Business Media LLC

Subject

Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing

Link

http://link.springer.com/article/10.1007/s10470-017-1072-6/fulltext.html

Reference36 articles.

1. Xiong, J., Li, H., Meng, F., Wu, Q., & Ngan, K. N. (2015). Fast HEVC inter CU decision based on latent SAD estimation. IEEE Transactions on Multimedia, 17(12), 2147–2159. https://doi.org/10.1109/TMM.2015.2491018 .

2. Cheung, N. M., Fan, X., Au, O., & Kung, M. C. (2010). Video coding on multicore graphics processors. IEEE Signal Processing Magazine, 27(2), 79–89. https://doi.org/10.1109/MSP.2009.935416 .

3. Fröjdh, P., Norkin, A., & Sjöberg, R. (2013). Next generation video compression. In Ericsson Review, The Communications Technology Journal, 1–8. https://telcogroup.ru/files/materials-pdf/ericsson-hevc-h265.pdf .

4. Sullivan, G. J., Ohm, J. R., Han, W. J., & Wiegand, T. (2012). Overview of the high efficiency video coding HEVC standard. IEEE Transactions on Circuits and Systems for Video Technology, 22(12), 1649–1668.

5. Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An efficient versatile video coding motion estimation hardware;Journal of Real-Time Image Processing;2024-01-29

2. A low power arithmetic unit driven motion estimation and intra prediction accelerators with adaptive Golomb–Rice entropy encoder for H.264 encoders on FPGA;Analog Integrated Circuits and Signal Processing;2024-01-05

3. Hardware implementation and validation of the fast variable block size motion estimation architecture for HEVC Standard;Multimedia Tools and Applications;2023-05-10

4. An FPGA-SoC based Hardware Acceleration of Convolutional Neural Networks;2022 IEEE 9th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT);2022-05-28

5. Deep CNN Co-design for HEVC CU Partition Prediction on FPGA–SoC;Neural Processing Letters;2022-02-25