1. Abadir, M.S.; M.A. Breuer: A knowledge-based system for designing testable VLSI Chips. IEEE Design & Test (1985) 8, S. 56–68
2. Abadir, M.S.; M.A. Breuer: Test schedules for VLSI circuits having built-in test hardware. Comput. Math. Applic. 13 (1987) 5/6, S. 519–536
3. Aboulhamid, M.E.; E. Cerny: A class of test generators for built-in testing. IEEE Transactions on Computers C-32 (1983) 3, S. 957–959
4. Abraham, J.A.; K.P. Parker: Practical microprocessor testing: Open and closed loop approaches. Proc. IEEE COMPCON 1981, S. 308–311
5. Abraham, J.A.; V.K. Agarwal: Test generation for digital systems. In: Pradhan, D.K. , Ed.: Fault-tolerant computing: Theorie and techniques. Englewood Cliff: Prentice Hall 1985