1. Chang C S, Cheng J, Lee D S, et al. Quasi-output-buffered switches. IEEE Trans Parall Distr, 2011, 22: 833–846
2. Lee Y, Lou J Y, Luo J Z, et al. An efficient packet scheduling algorithm with deadline guarantees for input-queued switches. IEEE/ACM Trans Network, 2007, 15: 212–225
3. Giaccone P, Prabhakar B, Shah D. Towards simple, high-performance schedulers for high-aggregate bandwidth switches. In: Proceedings of IEEE INFOCOM 2002. New York: IEEE Press, 2002. 1160–1169
4. Wang X L, Cai Y, Xiao S, et al. A three-stage load-balancing switch. In: Proceedings of IEEE INFOCOM. Phoenix: IEEE Press, 2008. 1993–2001
5. Firoozshahian A, Manshadi V, Goel A, et al. Efficient, fully local algorithms for CIOQ switches. In: Proceedings of IEEE INFOCOM. Anchorage: IEEE Press, 2007. 2491–2495