1. T. Ikeda, T. Nagano, N. Momma, K. Miyata, H. Higuchi, M. Odaka, and K. Ogiue, “Advanced BiCMOS Technology for High Speed VLSI”, IEDM Tech. Dig. pp. 408–411, 1986.
2. A. V. Alvarez, Presented at The Electronic Materials Symposium, 1987.
3. Fred Haas, Marshall Davis, Rajeeva Lahri, “Wafer Level Reliability Testing Using Keithley Parametric Test System”, Wafer Level Reliability Workshop, Lake Tahoe, 1988.
4. T. C. Chen, C. Kaya, M. B. Ketchen, and T. H. Ning, “Reliability Analysis of Self-Aligned Bipolar Transistor Under Forward Active Current Stress” IEDM Tech. Dig. pp. 650–653, 1986.
5. G. A. Sai-Halasz et al., IEEE Trans. Electron Devices, vol. ED-29, no.4, pp. 725731, April 1982.