1. Marcus Bednara and Jürgen Teich. Synthesis of FPGA Implementations from Loop Algorithms. In Proc. of the First International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA01), pages 1–7, Las Vegas, Nevada, June 2001.
2. Philippe Clauss and Vincent Loechner. Parametric Analysis of Polyhedral Iteration Spaces. Journal of VLSI Signal Processing, 19(2):179–194, July 1998.
3. Alain Darte, Leonid Khachiyan, and Yves Robert. Linear Scheduling is Nearly Optimal. Parallel Processing Letters, 1(2):73–81, 1991.
4. Eugène Ehrhart. Polynomes arithmétiques et Méthode des Polyèdres en Combinatoire, volume 35 of International Series of Numerical Mathematics. Birkhäuser Verlag, Basel, 1. edition, 1977.
5. Lect Notes Comput Sci;F. Hannig,2001