1. Arnold, J., Buell, D.A., Davis, E.G.: Splash-2. In: ACM Symposium on Parallel Algorithms and Architectures (ACM’92), pp. 316–324 (1992)
2. AXEON Ltd: URL http://www.axeon.com
3. Batista, L.B., Gomes, H.M., Herbster, R.F.: Application of growing hierarchical self-organizing map in handwritten digit recognition. In: Proceedings of the Brazilian Symposium on Computer Graphics and Image Processing (SIBGRAPI’03) (2003)
4. Batlle J., Martí J., Ridao P. and Amat J. (2002). A new FPGA/DSP-based parallel architecture for real-time image processing. RealTime Imaging 8: 345–356
5. Benkrid, K., Crookes, D., Smith, J., Benkrid, A.: High level programming for FPGA based image and video processing using hardware skeletons. In: Proceedings of the IEEE Symposium Field-Programmable Custom Computing Machines (FCCM’01) (2001)