Author:
Reniwal Bhupendra Singh,Vijayvargiya Vikas,Singh Pooran,Yadav Nand Kishor,Vishvakarma Santosh Kumar,Dwivedi Devesh
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference32 articles.
1. T. Azam, B. Cheng, S. Roy, D.R.S. Cumming, Robust asymmetric 6T-SRAM cell for low-power operation in nano-CMOS technologies. IEEE Electron. Lett. 46(4), 273–274 (2010)
2. M. Bhargava, M. McCartney, A. Hoefler, K. Mai, Low-overhead, digital offset compensated, SRAM sense amplifiers, in Proc. IEEE Custom Integr. Circuits Conf., pp. 705–708
3. P. Bhatia, B.S. Reniwal, S.K. Vishvakarma, An offset-tolerant self-correcting sense amplifier for robust high speed SRAM, in Proc. IEEE, 19th International Symposium of VLSI Design & Test (VDAT), 2015, pp. 1–6
4. A.J. Bhavnagarwala, X. Tang, J.D. Meindl, The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J. Solid-State Circuits 36(4), 658–665 (2001)
5. M.-F. Chang, S.-J. Shen, C.-C. Liu, C.-W. Wu, Y.-F. Lin, Y.-C. King, C.-J. Lin, H.-J. Liao, Y.-D. Chih, H. Yamauchi, An offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory. IEEE J. Solid-State Circuits 48(3), 864–877 (2013)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献