1. F. R. K. Chung, F. T. Leighton, and A. L. Rosenberg, Diogenes: A methodology for designing fault-tolerant VLSI processor arrays, Tech. Rept. CS-1983-5, Department of Computer Science, Duke University, 1983.
2. S. Even,Graph Algorithms, Computer Science Press, Woodland Hills, CA, 1979.
3. D. Fussell and P. Varman, Fault-tolerant wafer-scale Architectures for VLSI,Proceedings of the Ninth Annual Symposium on Computer Architecture, pp. 190–198, 1982.
4. J. W. Greene and A. E. Gamal, Area and delay penalties in restructrable wafer-scale arrays,Proceedings of the Third Caltech Conference on VLSI, Woodland Hills, CA, pp. 165–184, 1983.
5. I. Koren, A reconfigurable and fault-tolerant VLSI multiprocessor array,Proceedings of the Eighth Annual Symposium on Computer Architecture, pp. 425–442, 1981.