1. S. Das Gupta, C. R. P. Hartmann, and L. D. Rudolph, “Dual-mode logic for function-independent fault testing,” IEEE Trans. Comput., C-29, No. 11, 1025–1029 (1980).
2. J. P. Hayes, “On modifying logic networks to improve their diagnosability,” IEEE Trans. Comput., C-23, No. 1, 56–62 (1974).
3. V. Geetha, N. Devarajan, and P. N. Neelakantan, “Analysis of different types of faults in a class of Boolean circuits, International Journal of Engineering and Innovative Technology (IJEIT), 2, No. 4, 145–149 (2012).
4. V. Geetha, N. Devarajan, and P. N. Neelakantan, “Single network structure for stuck-at and bridging fault analysis and diagnosis for Exclusive-OR sum of products in Reed–Muller canonical circuits,” Elixir Elec. Eng., 57, 14080–14085 (2013).
5. V. Geetha, N. Devarajan, and P. N. Neelakantan, “Network structure for testability improvement in exclusive-OR sum of products Reed–Muller canonical circuits, Int. J. Eng. Res. Gen. Sci., 39, No. 3, 368–378 (2015).