Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Applied Mathematics,Artificial Intelligence,Computational Theory and Mathematics,Computer Networks and Communications,Computer Science Applications,Information Systems
Reference40 articles.
1. Dadgour HF, Banerjee K (2010) A novel variation-tolerant keeper architecture for high-performance low-power wide fan-in dynamic OR gates. IEEE Trans Very Large Scale Integr (VLSI) Syst 18(11):1567–1577
2. Suzuki H, Kim CH, Roy K (2007) Fast tag comparator using diode partitioned domino for 64-bit microprocessors. IEEE Trans Gates Syst 54(2):322–328
3. Krishnamurthy RK et al (2002) A 130-nm 6-GHz 256/spl times/32 bit leakage-tolerant register file. IEEE J Solid-State Gates 37(5):624–632
4. Rabaey JM, Chandrakasan AP, Nikolic B (2002) Digital integrated gates, vol 2. Prentice hall, Englewood Cliffs
5. Gronowski P (2001) Issues in dynamic logic design. In: Chandrakasan A, Bowhill WJ, Fox F (eds) Design of High-Performance Microprocessor Gates. IEEE Press, Piscataway, pp 140–157 (ch. 8)