Author:
Owahid Abdullah A.,John Eugene B.
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Information Systems,Theoretical Computer Science,Software
Reference30 articles.
1. Alam M, Kang K, Paul BC, Roy K (2007) Reliability- and process-variation aware design of vlsi circuits. In: 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits.
https://doi.org/10.1109/IPFA.2007.4378050
2. Aragon JL, Gonzalez J, Gonzalez A (2003) Power-aware control speculation through selective throttling. In: The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings, pp 103–112.
https://doi.org/10.1109/HPCA.2003.1183528
3. Borkar S (2005) Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6):10–16.
https://doi.org/10.1109/MM.2005.110
4. Celio C, Chiu PF, Nikolic B, Patterson DA, Asanovi K (2017) Boom v2: an open-source out-of-order risc-v core. Tech. Rep. UCB/EECS-2017-157, EECS Department, University of California, Berkeley.
http://www2.eecs.berkeley.edu/Pubs/TechRpts/2017/EECS-2017-157.html
5. Celio C, Patterson DA, Asanovi K (2015) The Berkeley out-of-order machine (boom): an industry-competitive, synthesizable, parameterized risc-v processor. Tech. Rep. UCB/EECS-2015-167, EECS Department, University of California, Berkeley.
http://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献