1. Joch, A., “Silicon on Insulator,” Computerworld, December (2000).
2. Cristoloveanu, S. andCeller, G.K., “Frontiers of Silicon-oninsulator,” Journal of Applied Physics,93(9),4955–4978 (2003).
3. Maszara, W.P., Goetz, G., Caviglia, A., andMcKitterick, J.B., “Bonding of Silicon Wafers for Silicon-on-insulator,” Journal of Applied Physics,64(10),4943–4950 (1988).
4. International MEMS/MST/Top Down Nano Roadmap, http://www. mansef.org (2002).
5. Mirza, A.R., “Wafer-level Packaging Technology for MEMS,” Thermomechanical Phenomena in Electronic Systems — Proceedings of the Intersociety Conference, Las Vegas, NV, Vol.1,113–119 (2000).