Author:
Kaushik Brajesh Kumar,Verma S. K.,Singh Balraj
Publisher
Springer Berlin Heidelberg
Reference38 articles.
1. Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design. Tata McGraw Hill Edition (2003)
2. Arunachalam, R., Acar, E., Nassif, S.R.: Optimal Shielding/spacing metrics for low power design. In: IEEE Computer Society Annual Symposium on VLSI, pp. 167–172 (2003)
3. Basu, K., Choudhary, A., Pisharath, J., Kandemir, M.: Power protocol: Reducing power dissipation on off-chip data buses. In: 35th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 345–355 (2002)
4. Hirose, K., Yasuura, H.: A bus delay reduction technique considering crosstalk. In: Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 441–445 (2000)
5. Victor, B., Keutzer, B.: Bus encoding to prevent crosstalk delay. In: IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 57–63 (2001)