Author:
Zhang Biying,Fu Zhongchuan,Wang Yan,Cui Gang
Publisher
Springer Berlin Heidelberg
Reference6 articles.
1. Department of Computer Sciences, University of Texas: The Tera-op, Reliable, Intelligently adaptive Processing System (2010),
http://www.cs.utexas.edu/~trips/
2. Sankaralingam, K., Nagarajan, R., Mcdonald, R., et al.: Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. In: 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-39), Orlando, pp. 480–491 (2006)
3. University of Washington: WaveScalar (2010),
http://wavescalar.cs.washington.edu/
4. Swanson, S., Putnam, A., Mercaldi, M., et al.: Area-Performance Trade-offs in Tiled Dataflow Architectures. In: 33rd International Symposium on Computer Architecture (ISCA 2006), Washington, pp. 314–326 (2006)
5. Faculty of Science, University of Amsterdam: MultiProcessor System-on-Chip (MP-SoC) Design (2010),
http://csa.science.uva.nl/research