Author:
Sharma Neha,Pandey Kumar Sambhav
Publisher
Springer Berlin Heidelberg
Reference19 articles.
1. Wall, D.W.: Limits of instruction-level parallelism. In: International Conference on Architectural Support for Programming Languages and Operating System (1991)
2. Nagarajan, R.N., Sankaralingam, K., Burger, D., Leckler, S.W.: A design space evaluation of grid processor architectures. In: International Symposium on Microarchitecture (2001)
3. Dennis, J.B.: A preliminary architecture for a basic dataflow processor. In: International Symposium on Computer Architecture (1975)
4. Allan, S.J., Oldehoeft, A.E.: A flow analysis procedure for the translation of high-level languages to a data flow language. IEEE Transactions on Computers 29(9) (1980)
5. Kim, S., An, J.E.: instruction set and micro architecture for instruction level distributed processors. In: International Symposium on Computer Architecture (2002)